We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

PLL Micro Architect

Advanced Micro Devices, Inc.
USD $186,480.00/Yr.-USD $279,720.00/Yr.
United States, California, Folsom
1024 Iron Point Road (Show on map)
Jan 24, 2025


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

We are seeking a seasoned PLL micro Architect to join our growing PLL team. You have had significant success driving micro architecture, product roadmaps and product requirements. You are meticulous about Power, Performance and Area. This senior role will stretch you as you lead PLL micro architecture in new directions. As a key contributor, you will be part of a leading team that drives and improves AMD's ability to deliver the highest quality, industry-leading technologies to the market. The Design Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON:

You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.

The successful candidate will possess: Excellent analytical and critical thinking skills along with attention to details. Must be an initiative-taker, able to drive tasks independently and efficiently to completion. Strong/effective communication skills. Enthusiastic team-first mentality. Ability to provide mentorship and guidance to junior engineers.

KEY RESPONSIBILITIES:

  • Define product features, close micro-architecture requirements, drive technical specifications for IP blocks to meet those requirements, and provide technical direction to execution teams.
  • Comprehend the IP as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
  • Work cross functionally with IP/Domain architects to identify and assess complex technical issues/risks and develop architectural solutions to achieve product requirements
  • Work closely with Design teams for Area and Floorplan refinement, Verification Test plan reviews, Timing targets, Emulation plans, Pre-Si bug resolution and Performance/Power Verification sign offs
  • Support Post-Si teams for Product Performance, Power and functional issues debug
  • Analyze complex digital design problems and propose architecture/micro-architecture solutions
  • Create microarchitecture specifications
  • Work with the Design Verification team to ensure functional correctness
  • Work with the Physical Design team to ensure proper implementation along with timing closure
  • Deliver improvements, optimization, and power-saving enhancements
  • Support silicon bring-up and diagnostics

PREFERRED EXPERIENCE:

  • Proven experience in analog mixed-signal design from specification to successful silicon
  • Experience in PLL and high-speed interfaces such as DDR, PCIe, and high-speed SERDES.
  • Experience in designs with multiple power domains and clock domains
  • Experience in designs with multiple clock domains
  • Experience in behavior modeling for Analog Circuits.
  • Experience in industry-standard ASIC CAD tools for simulation, synthesis, STA, CDC, UPF, power estimation, etc.
  • Demonstrated expertise in power management microarchitecture, low power design.
  • Excellent communication, management, and presentation skills.
  • At least 10 years of progressive experience in RTL Design

ACADEMIC CREDENTIALS:

  • M.Sc. or Ph.D. in electrical engineering or equivalent preferred

LOCATION: Folsom, CA

#LI-SL3

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-6f6965f9bf-tv2z2)